Re: Initialization of arrays in Verilog
- From: "Till Wollenberg" <till@xxxxxxxxxxxx>
- Date: Mon, 12 Mar 2007 19:37:38 +0100
Hi!
* "Uwe Bonnes" <bon@xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx> wrote:
Till Wollenberg <till@xxxxxxxxxxxx> wrote:
...
But now I have to synthesize the design using ISE 7.1i...
Tell us why you have to synthesize with 7.1i
Updating to 8.1i would surely solve my problem but I don't have
appropriate permissions and so I'm stuck with 7.1i at least for
the next days.
I thought that there *must* be a way to initialize arrays with
7.1i. Googling a bit I found some discussion threads exactly covering
my problem but they all end up without a solution.
Till.
--
real e-mail: wollenberg (at) web (dot) de
.
- Follow-Ups:
- Re: Initialization of arrays in Verilog
- From: Andreas Ehliar
- Re: Initialization of arrays in Verilog
- References:
- Initialization of arrays in Verilog
- From: Till Wollenberg
- Re: Initialization of arrays in Verilog
- From: Uwe Bonnes
- Initialization of arrays in Verilog
- Prev by Date: Re: PAL
- Next by Date: Re: odd warning in Xilinx ISE webpack
- Previous by thread: Re: Initialization of arrays in Verilog
- Next by thread: Re: Initialization of arrays in Verilog
- Index(es):
Relevant Pages
|