power up reset question
- From: "Wolf" <wolfendun1234-news@xxxxxxxxx>
- Date: 30 Jan 2006 17:47:30 -0800
Hi,
Background: Spartan 3 FPGA, Xilinx 6.3 tools
I am currently having a problem with what I think is a power up reset.
I have a fairly complicated design consistings of several state
machines and a controller. I can get this to work easily by either
downloading to the eeprom without powering off as well as simply
downloading the bit file over jtag. However, when I power off and on
the firmware no longer works. I know this particular board works with a
much simpler version of this bit file, and has no problems with
powering up.
Is the fact that my new design is more complicated allowing a power up
reset problem to come into focus because the older versions of this
were much simpler and not as prone to these types of problems? Is there
some way to put a counter on the spartan 3 and do a global reset with
it?
Tomorrow I think I will try to wire a hard reset onto the board but it
is going to be a pain, I hope someone else might have encountered and
solved a similar problem.
thanks,
wolf
.
- Follow-Ups:
- Re: power up reset question
- From: Peter Alfke
- Re: power up reset question
- Prev by Date: Re: XDL Tools wiki site
- Next by Date: Re: Xilinx Legal - topic beat to death
- Previous by thread: Analog FPGA Project -- VIdeo Router
- Next by thread: Re: power up reset question
- Index(es):
Relevant Pages
|