Re: Raggedstone specifications ...

We have not yet done a chapter and verse on this yet but for the full
version with 6 BARs, worst case configuration, it is less than 1000 slices.
You have about 3600 slices in a XC3S400. I have not got a definative answer
beause we have number of modules in with in for debug purposes ans some more
debug to do so some other things there to muddy the number.

We have designed the core to reduce in size in an optimal fashion if
features are removed etc. So a single BAR configuration is likely to have a
couple of hundred slices less. As yet the exact numbers have not been
formally noted but we can see the size reduction if we twiddle the
parameters that reduce functionality.

John Adair
Enterpoint Ltd. - Home of UAP. Enterpoint's University Access Program.
http://www.enterpoint.co.uk

"Xavier T" <xavier.tastet@xxxxxxxxx> wrote in message
news:1137702243.561963.71120@xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
> with the core you're working on, how many space left to implement
> design ? x3s400 means 400k gates ?
> X.
>


.

Relevant Pages

  • Re: Replacing buggy mods...
    ... with loads of extra options, and I like the simplicity of PartyBars... ... Simply put, bars attached ... it heals the 3rd party member. ... The configuration on that mod is utterly horrendous... ...
    (alt.games.warcraft)
  • Re: Planar Linkage Problem
    ... > Given a planar linkage consisting of four bars of unit length (in ... > corresponds to a configuration of this planar linkage. ... two roots, you have two possible configurations that can be sketched. ...
    (sci.math)
  • Re: Use all 8 slices on SPARC Solaris 9?
    ... slices as consecutive non-overlapping partitions and format and mount them ... I wouldn't feel comfortable leaving such a disk in place ... understand the configuration. ...
    (comp.unix.solaris)
  • Minimal size 1-bit adder....
    ... I'm wondering, using Xilinx CLB architecture, and hypothetically ... detailed knowledge about the configuration, ... possible to just use 4 LUTs (2 slices) to implement such a circuit? ...
    (comp.arch.fpga)