ISE question on whats a "X_LUT3"?

From: "Fred" <fred@xxxxxxxxxxx>
Date: Tue, 29 Nov 2005 15:20:37 -0000

Have a problem so tracing signals. What's a X_LUT3? A standard LUT3 only
has an INIT value of 0 to 7. This is the "...translate.vhd" file which has
this primitive and an INIT value of x"EB".

Q_n0024_0_1 : X_LUT3
generic map(
INIT => X"EB"
)
port map (
ADR0 => cycle(2),
ADR1 => cycle(0),
ADR2 => cycle(1),
O => Q_n0024(0)
);

.

Follow-Ups:
- Re: ISE question on whats a "X_LUT3"?
  - From: Duane Clark

Prev by Date: Re: instruction counts and cache hits/misses on FPGA
Next by Date: first time managing a project
Previous by thread: The reason of implementation of morphological operator in FPGA
Next by thread: Re: ISE question on whats a "X_LUT3"?
Index(es):
- Date
- Thread

Relevant Pages

xst synthesis with attributes failure
... attribute INIT of ramd: label is RAM_INIT; ...
(comp.arch.fpga)
Re: OPB To Wishbone Bridge
... Here's how I wired the wishbone ATA controller to the OPB IPIF. ... -- WISHBONE SYSCON signals ...
(comp.arch.fpga)
Xilinx OBUF attributes on Spartan3
... drive current and IO standard. ... OBUF_inst_slow: OBUF ...
(comp.arch.fpga)
Re: OPB To Wishbone Bridge
... Here's how I wired the wishbone ATA controller to the OPB IPIF. ... -- WISHBONE SYSCON signals ...
(comp.arch.fpga)
Re: address decoder (once more)
... is my address decoder, which looks very complicated and error prune to ... number - the 8 triggers e.g. with each one of set_bit_etc. ...
(comp.lang.vhdl)