Slow FIFO using external SRAM

I need to implement slow FIFO (16-bit wide, max. 10 MHz) using external
single-port SRAM connected to the FPGA (Spartan II/III).

Does anyone have similar FIFO controller (sync/async) implemented using
VHDL?

Thanks,

Damir


.

Relevant Pages

  • Re: VBScript editor
    ... Lisp, Scheme, Properties, Diff, Smalltalk, Postscript and VHDL. ... Regards. ... Prev by Date: ...
    (microsoft.public.scripting.vbscript)
  • Re: Long Multiplication
    ... willing to sell you some VHDL! ... Cheers, Syms. ... Prev by Date: ...
    (comp.arch.fpga)
  • Re: Should I use DCM for every FPGA design?
    ... You might want to consider sending the VHDL or verilog. ... What is wrong there?How can I fix ... Prev by Date: ...
    (comp.arch.fpga)
  • Linear interpolation in vhdl
    ... algorithm in vhdl. ... Dima ... Prev by Date: ...
    (comp.lang.vhdl)
  • Behaviour model
    ... I have a very basic doubt in vhdl, what do you exactly mean by single ... Haran ... Prev by Date: ...
    (comp.lang.vhdl)