Re: Virtex 4 Configuration


>There can be a problem, when DONE is released by the FPGA, if its risetime
>is too slow. From what I understand, this is only a problem if there are
>more than one FPGA's DONE pins tied together.

Who/what gets confused if DONE rises slowly? Slow relative to what?

--
The suespammers.org mail server is located in California. So are all my
other mailboxes. Please do not send unsolicited bulk e-mail or unsolicited
commercial e-mail to my suespammers.org address or any of my other addresses.
These are my opinions, not necessarily my employer's. I hate spam.

.

Relevant Pages

  • Re: Help with clock division question.
    ... goes back to the phone company. ... Do the receive clock signals from the chips go to a clock-input ... pin on the FPGA? ... Please do not send unsolicited bulk e-mail or unsolicited ...
    (sci.electronics.design)
  • Re: stimulus for FPGA
    ... The FPGA is connected to real hardware. ... Can you change the blink pattern ... Most development boards include various IO gear. ... Please do not send unsolicited bulk e-mail or unsolicited ...
    (comp.arch.fpga)
  • Re: Hello PPl, is there a way of locking a design (NGC) to a particular FPGA board?
    ... >pattern to enable the FPGA. ... The new ones have a write only secret and an SHA1 ... with some modest amount of entropy feeding it. ... Please do not send unsolicited bulk e-mail or unsolicited ...
    (comp.arch.fpga)