comp.arch.fpga

• Thread Index

---

• Re: Spartan-3E starter kit
  • From: Eli Hughes
• Re: Sigma-Delta A/D
  • From: Jim Granville
• Re: Memory usage and ISE
  • From: Alvin Andries
• Re: Virtex-4 DSP48 - special features (Peter Alfke?)
  • From: Peter Alfke
• re:hex rep. in VHDL
  • From: gkirilov
• Re: Spartan-3E starter kit
  • From: Gavin
• Re: Integrator
  • From: Tim Wescott
• Re: hex rep. in VHDL
  • From: ajeetha
• Re: SystemACE parts wanted
  • From: Antti Lukats
• Re: SystemACE parts wanted
  • From: Eli Hughes
• Re: Sigma-Delta A/D
  • From: Marco
• [xst]:clk information question
  • From: Tim Verstraete
• Memory usage and ISE
  • From: Hans
• Re: Sigma-Delta A/D
  • From: John Monro
• Re: SystemACE parts wanted
  • From: Antti Lukats
• Re: hex rep. in VHDL
  • From: Falk Brunner
• Re: array type implementable in ISE?
  • From: Kolja Sulimma
• Re: Sigma-Delta A/D
  • From: Kolja Sulimma
• Re: How to reduse the logic.
  • From: backhus
• array type implementable in ISE?
  • From: Jack
• Re: Xilinx Microblaze prefill icache
  • From: Zara
• Re: Spartan-3E starter kit
  • From: Simon Peacock
• Re: hex rep. in VHDL
  • From: anupam
• Re: ISE 8.1, EDK 8.1 any pre-release info available?
  • From: Jim Granville
• Re: Sigma-Delta A/D
  • From: Marco
• Re: Sigma-Delta A/D
  • From: Marco
• Re: Sigma-Delta A/D
  • From: Marco
• Re: Sigma-Delta A/D
  • From: John Monro
• Re: Cost to go from FPGA to ASIC
  • From: Antti Lukats
• Re: Sigma-Delta A/D
  • From: langwadt
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: Jan Coombs
• Re: Sigma-Delta A/D
  • From: Marco
• Re: Sigma-Delta A/D
  • From: Marco
• Re: Spartan-3E starter kit
  • From: Peter Alfke
• Re: Spartan-3E starter kit
  • From: Mike Harrison
• Re: Virtex-4 DSP48 - special features (Peter Alfke?)
  • From: comcast
• Re: How to reduse the logic.
  • From: Kunal
• Re: Sigma-Delta A/D
  • From: Symon
• Spartan3 DFS & DLL Behaviour
  • From: Raymund Hofmann
• Xilinx ML403 Virtex 4 IIC uses bitbang test?
  • From: Newman
• Re: Spartan-3E starter kit
  • From: Peter Alfke
• Re: Semi-OT: LVDS and Cold Sparing
  • From: TC
• Re: xilinx design reuse netlist format
  • From: James Bond
• Re: 24 to 32 8-bit PWM outputs
  • From: David Tweed
• Spartan-3E starter kit
  • From: Pratip Mukherjee
• How to reduse the logic.
  • From: himassk
• Re: xilinx design reuse netlist format
  • From: Jerome
• xilinx design reuse netlist format
  • From: James Bond
• Re: Virtex-4: SLICEM and SLICEL, why? (Peter Alfke?)
  • From: Kunal
• RLOC Map error! Help!
  • From: Paul Marciano
• Re: Virtex-4: SLICEM and SLICEL, why? (Peter Alfke?)
  • From: Udo
• Re: Virtex-4: SLICEM and SLICEL, why? (Peter Alfke?)
  • From: Peter Alfke
• Virtex-4: SLICEM and SLICEL, why? (Peter Alfke?)
  • From: Udo
• Re: Avnet Technical Support Terrible!!!
  • From: Waage
• Re: Avnet Technical Support Terrible!!!
  • From: Waage
• Reed Solomon generation / verification
  • From: atarynka
• Virtex-4 DSP48 - special features (Peter Alfke?)
  • From: Udo
• Re: Physical interface for PCI express(PIPE) electrical information
  • From: PeteS
• Re: Physical interface for PCI express(PIPE) electrical information
  • From: PeteS
• Re: ethernet phy- DP83847
  • From: Gavin
• Re: Cost to go from FPGA to ASIC
  • From: Ben Twijnstra
• Re: System ACE equivalent for CPLDs
  • From: dp
• Re: Optimizing a State Machine
  • From: Ben Twijnstra
• Re: Cost to go from FPGA to ASIC
  • From: Jim Granville
• Re: locking hdl to a particular fpga
  • From: raulizahi@xxxxxxxxx
• Re: xpower : logic power=0
  • From: Brendan Cullen
• Re: System ACE equivalent for CPLDs
  • From: Neil Glenn Jacobson
• ethernet phy- DP83847
  • From: ashwin
• Re: System ACE equivalent for CPLDs
  • From: dp
• Mitrion-C
  • From: Robin Bruce
• Re: Cost to go from FPGA to ASIC
  • From: Austin Lesea
• Sigma-Delta A/D
  • From: Marco
• Re: System ACE equivalent for CPLDs
  • From: Benjamin Todd
• Re: 24 to 32 8-bit PWM outputs
  • From: Ulf Samuelsson
• Re: ASIC HDL coding styles
  • From: v_mirgorodsky
• Re: crc on only data or including the address
  • From: Philip Freidin
• Re: hex rep. in VHDL
  • From: Mark McDougall
• hex rep. in VHDL
  • From: anupam
• Re: another FPGA/asic vendor dead :(
  • From: Philip Freidin
• Re: evaluation edk in Spartan-3 starter kit
  • From: aholtzma
• Re: another FPGA/asic vendor dead :(
  • From: Joel Kolstad
• Re: another FPGA/asic vendor dead :(
  • From: Philip Freidin
• Re: 24 to 32 8-bit PWM outputs
  • From: Jim Granville
• Re: another FPGA/asic vendor dead :(
  • From: Jim Granville
• Re: Avnet Technical Support Terrible!!!
  • From: Gavin
• Re: 24 to 32 8-bit PWM outputs
  • From: Peter Alfke
• Re: Xilinx ISERDES
  • From: Brad Smallridge
• Re: another FPGA/asic vendor dead :(
  • From: Antti Lukats
• Re: another FPGA/asic vendor dead :(
  • From: Jim Granville
• Re: another FPGA/asic vendor dead :(
  • From: Jim Granville
• Re: another FPGA/asic vendor dead :(
  • From: Hal Murray
• Re: Cost to go from FPGA to ASIC
  • From: Austin Lesea
• Re: another FPGA/asic vendor dead :(
  • From: Antti Lukats
• Re: System ACE equivalent for CPLDs
  • From: Neil Glenn Jacobson
• Re: Cost to go from FPGA to ASIC
  • From: Paul Marciano
• Re: another FPGA/asic vendor dead :(
  • From: Jim Granville
• Re: locking hdl to a particular fpga
  • From: Phil Hays
• Re: locking hdl to a particular fpga
  • From: Antti Lukats
• locking hdl to a particular fpga
  • From: Matthew Plante
• another FPGA/asic vendor dead :(
  • From: Antti Lukats
• Re: Microblaze & Memory DMA operation
  • From: Terry Fowler
• re:Optimizing a State Machine
  • From: gkirilov
• Re: Cost to go from FPGA to ASIC
  • From: Austin Lesea
• Re: Cost to go from FPGA to ASIC
  • From: Austin Lesea
• Re: Cost to go from FPGA to ASIC
  • From: Peter Alfke
• Re: Cost to go from FPGA to ASIC
  • From: JJ
• Re: Xilinx ISERDES
  • From: Kolja Sulimma
• Re: 24 to 32 8-bit PWM outputs
  • From: Emtech
• Re: Cost to go from FPGA to ASIC
  • From: Antti Lukats
• Re: Cost to go from FPGA to ASIC
  • From: Bob
• Re: Cost to go from FPGA to ASIC
  • From: Jon Beniston
• Re: Cost to go from FPGA to ASIC
  • From: Hans
• ASIC HDL coding styles
  • From: v_mirgorodsky
• ASIC HDL coding styles
  • From: v_mirgorodsky
• Re: Cost to go from FPGA to ASIC
  • From: Bob
• Re: crc on only data or including the address
  • From: Sylvain Munaut
• Re: Cost to go from FPGA to ASIC
  • From: Kunal
• Cost to go from FPGA to ASIC
  • From: Bob
• Anyone know hwicap?
  • From: robin
• Re: Optimizing a State Machine
  • From: Peter Alfke
• Re: Xilinx ISERDES
  • From: Joseph Samson
• re:SDRAM in EDK
  • From: gkirilov
• Optimizing a State Machine
  • From: gkirilov
• Re: crc on only data or including the address
  • From: Mike Treseler
• Re: Xilinx ISERDES
  • From: Brad Smallridge
• crc on only data or including the address
  • From: ashwin
• Re: Microblaze & Memory DMA operation
  • From: Terry Fowler
• Re: state machine with 2 clock's
  • From: Peter Alfke
• Re: SDRAM in EDK
  • From: Ray Andraka
• Re: state machine with 2 clock's
  • From: Ray Andraka
• Re: C source for Spartan-3 with microblaze soft core for RS-232 comm
  • From: Marco
• Re: state machine with 2 clock's
  • From: John_H
• state machine with 2 clock's
  • From: dimon1977
• Re: Anyone have experience with Linux in V2Pro?
  • From: beeraka@xxxxxxxxx
• Re: SDRAM in EDK
  • From: mvetromille
• Re: SDRAM in EDK
  • From: Antti Lukats
• Re: ETHERNET MAC
  • From: jai.dhar@xxxxxxxxx
• Re: Xilinx ISERDES
  • From: Joseph Samson
• Physical interface for PCI express(PIPE) electrical information
  • From: sudarangareddy
• Re: cic filter
  • From: Symon
• Re: Xilinx FIFO Generator: FIFO Length
  • From: Hal Murray
• Re: ETHERNET MAC
  • From: I. Ulises Hernandez
• Re: Xilinx FIFO Generator: FIFO Length
  • From: Nemesis
• cic filter
  • From: zhl_gs1980
• Re: Xilinx FIFO Generator: FIFO Length
  • From: Nemesis
• Re: evaluation edk in Spartan-3 starter kit
  • From: Michael Schuster
• Re: System ACE equivalent for CPLDs
  • From: Benjamin Todd
• Re: newbie question
  • From: backhus
• Re: a few questions
  • From: Len
• Re: a few questions
  • From: chris_ivan
• Re: a few questions
  • From: chris_ivan
• Re: a few questions
  • From: Len
• Re: 7.1i on Linux installation saga
  • From: Steven J. Hill
• Re: a few questions
  • From: Mike Treseler
• Re: a few questions
  • From: fpgabuilder
• newbie question
  • From: ppirrip
• 7.1i on Linux installation saga
  • From: Eric Smith
• Re: ETHERNET MAC
  • From: Mike Treseler
• Re: a few questions
  • From: Dave
• Re: Xilinx ISERDES
  • From: Peter Alfke
• Re: System ACE equivalent for CPLDs
  • From: Neil Glenn Jacobson
• ETHERNET MAC
  • From: ashwin
• Re: a few questions
  • From: Ben Twijnstra
• Re: a few questions
  • From: Jan Panteltje
• Re: Anyone have experience with Linux in V2Pro?
  • From: Antti Lukats
• Re: EDK custom IP read/write
  • From: Eric
• Anyone have experience with Linux in V2Pro?
  • From: Austin Franklin
• Re: OSD implementation in FPGA
  • From: Antonio Pasini
• EDK custom IP read/write
  • From: Eric
• Re: a few questions
  • From: Tim Wescott
• Re: OSD implementation in FPGA
  • From: Ray Andraka
• Re: Rosetta Results
  • From: Kolja Sulimma
• Re: Xilinx FIFO Generator: FIFO Length
  • From: Peter Alfke
• Re: a few questions
  • From: fpgabuilder
• Re: a few questions
  • From: Phil Hays
• Re: verilog code
  • From: fpgabuilder
• Re: a few questions
  • From: fpgabuilder
• Re: a few questions
  • From: fpgabuilder
• Re: Xilinx FIFO Generator: FIFO Length
  • From: Robert
• Re: FPGA Design Docs
  • From: Mike Treseler
• Re: Xilinx FIFO Generator: FIFO Length
  • From: Nemesis
• Re: xpower : logic power=0
  • From: Pasacco
• Re: Xilinx FIFO Generator: FIFO Length
  • From: Peter Alfke
• Re: Xilinx ISERDES
  • From: Brad Smallridge
• Xilinx FIFO Generator: FIFO Length
  • From: Nemesis
• Re: Xilinx ML403 Many warnings
  • From: Antti Lukats
• Re: Xilinx ML403 Many warnings
  • From: Brad Smallridge
• Re: SoC Processor design at gate level for edu
  • From: Kryten
• Re: FPGA Design Docs
  • From: Nial Stewart
• Re: xpower : logic power=0
  • From: Brendan Cullen
• Re: OSD implementation in FPGA
  • From: Zara
• Re: OSD implementation in FPGA
  • From: Zara
• Re: RS232 Uart for Virtex-II Pro
  • From: young
• System ACE equivalent for CPLDs
  • From: Benjamin Todd
• Re: EDK/ISE : unroutable design
  • From: Lionel Damez
• Re: XC3S4000 pricing?
  • From: Simon Peacock
• Re: SoC Processor design at gate level for edu
  • From: Simon Peacock
• Re: a few questions
  • From: Phil Hays
• Re: Xilinx ISERDES
  • From: Peter Alfke
• Re: Xilinx ML403 Many warnings
  • From: Kunal
• Re: using i2c core
  • From: CMOS
• Re: Xilinx ISERDES
  • From: unfrostedpoptart
• Xilinx ISERDES
  • From: Brad Smallridge
• Re: a few questions
  • From: Gary Pace
• Xilinx ML403 Many warnings
  • From: Brad Smallridge
• Re: a few questions
  • From: Tim Wescott
• Re: 24 to 32 8-bit PWM outputs
  • From: David Brooks
• Re: Doubt in using CD22M3494
  • From: alan
• Re: using i2c core
  • From: John_H
• Re: a few questions
  • From: Gert Baars
• Re: a few questions
  • From: Phil Hays
• Re: a few questions
  • From: Jan Panteltje
• Re: a few questions
  • From: Phil Hays
• a few questions
  • From: Gert Baars
• Re: evaluation edk in Spartan-3 starter kit
  • From: aholtzma
• Re: SoC Processor design at gate level for edu
  • From: Kunal
• Re: RPM reference for xilinx
  • From: Ray Andraka
• Re: evaluation edk in Spartan-3 starter kit
  • From: aholtzma
• Re: RS232 Uart for Virtex-II Pro
  • From: Ray Andraka
• Re: SoC Processor design at gate level for edu
  • From: Jim Granville
• Re: evaluation edk in Spartan-3 starter kit
  • From: Leon
• Re: low power design and unused i/os
  • From: fpgabuilder
• Re: verilog code
  • From: John_H
• Re: verilog code
  • From: JJ
• Re: SoC Processor design at gate level for edu
  • From: Antti Lukats
• verilog code
  • From: hirenshah.05@xxxxxxxxx
• Re: Implementing five stage pipeline
  • From: M.Randelzhofer
• Re: Implementation of 1024 point FFT in Actel FPGA
  • From: Brijesh
• XC3S4000 pricing?
  • From: Dom Gilligan
• Re: 24 to 32 8-bit PWM outputs
  • From: Mike Harrison
• Doubt in using CD22M3494
  • From: praveen . kantharajapura
• Re: EDK on Virtex4 FX using embedded ethernet MAC
  • From: Jon Beniston
• Re: Implementing five stage pipeline
  • From: JJ
• Re: 24 to 32 8-bit PWM outputs
  • From: Antti Lukats
• 24 to 32 8-bit PWM outputs
  • From: Emtech
• Re: Implementing five stage pipeline
  • From: Martin Thompson
• SoC Processor design at gate level for edu
  • From: raph
• Re: evaluation edk in Spartan-3 starter kit
  • From: Michael Schuster
• Re: RS232 Uart for Virtex-II Pro
  • From: Javier Castillo
• RS232 Uart for Virtex-II Pro
  • From: Eric
• Re: clock frequency after RTL synthesis vs PAR
  • From: Kunal
• Re: Implementing five stage pipeline
  • From: JJ
• Re: Implementing five stage pipeline
  • From: Stephen Craven
• Re: Implementing five stage pipeline
  • From: JJ
• Re: FPGA Design Docs
  • From: Mike Treseler
• FPGA Design Docs
  • From: se
• Re: low power design and unused i/os
  • From: Kolja Sulimma
• Re: Spartn 3 configuration failure
  • From: bijoy
• Re: Implementing five stage pipeline
  • From: gallen
• write on a DG834GT modem
  • From: toon
• Re: .dat to .bit
  • From: Jan Panteltje
• Re: Simulation : EDK
  • From: grupy
• Re: clock frequency after RTL synthesis vs PAR
  • From: Marc Randolph
• Re: clock frequency after RTL synthesis vs PAR
  • From: Pasacco
• Re: to write the driver for my own ip core
  • From: Paul Hartke
• Re: EDK/ISE : unroutable design
  • From: Paul Hartke
• Re: clock frequency after RTL synthesis vs PAR
  • From: Marc Randolph
• Re: .dat to .bit
  • From: devb
• Re: Implementing five stage pipeline
  • From: JJ
• Re: Storing a file onto FPGA (the last word)
  • From: John McCluskey
• Re: Implementing five stage pipeline
  • From: gallen
• Re: Implementing five stage pipeline
  • From: vssumesh
• Re: using i2c core
  • From: CMOS
• Re: .dat to .bit
  • From: David Brooks
• Re: Avnet Technical Support Terrible!!!
  • From: Waage
• Re: Altera Gate Delay Simulation
  • From: Albert Chang
• .dat to .bit
  • From: Subhasri krishnan
• Re: ADC implementation on fpga? Information and procudures wanted.
  • From: Jonathan Bromley
• Re: RPM reference for xilinx
  • From: Rick North
• Re: EDK/ISE : unroutable design
  • From: Kolja Sulimma
• Re: Rosetta Results
  • From: Austin Lesea
• Re: low power design and unused i/os
  • From: fpgabuilder
• Internal Loading in Spartan3
  • From: motty
• Re: evaluation edk in Spartan-3 starter kit
  • From: aholtzma
• Re: ML401
  • From: Brad Smallridge
• Re: Implementing five stage pipeline
  • From: JJ
• Re: EDK/ISE : unroutable design
  • From: Mike Lewis
• Re: Avnet Technical Support Terrible!!!
  • From: Antti Lukats
• Coregen Memory Initialization (.coe file format)
  • From: Robert
• Re: Implementing five stage pipeline
  • From: vssumesh
• Re: Spartn 3 configuration failure
  • From: Benjamin Todd
• Re: Best Async FIFO Implementation
  • From: Robin Bruce
• Re: Rosetta Results
  • From: Kolja Sulimma
• Re: Avnet Technical Support Terrible!!!
  • From: john . orlando
• Re: EDK/ISE : unroutable design
  • From: Lionel Damez
• Re: EDK on Virtex4 FX using embedded ethernet MAC
  • From: francesco_poderico
• Re: "Cannot synthesize logic..." ERROR
  • From: bobrics
• Re: "Cannot synthesize logic..." ERROR
  • From: bobrics
• RISC pipelining question
  • From: bobrics
• Re: to write the driver for my own ip core
  • From: Athena
• Re: Avnet Technical Support Terrible!!!
  • From: Antti Lukats
• netgen port renaming
  • From: wa11
• Re: using i2c core
  • From: John_H
• Re: ML401
  • From: GaLaKtIkUs?
• Re: Avnet Technical Support Terrible!!!
  • From: Waage
• Re: EDK on Virtex4 FX using embedded ethernet MAC
  • From: Eric Smith
• Re: using i2c core
  • From: CMOS
• ML401
  • From: GaLaKtIkUs?
• Re: Simple PWM Spartan 3
  • From: Peter Alfke
• Re: low power design and unused i/os
  • From: Peter Alfke
• Re: RPM reference for xilinx
  • From: Ray Andraka
• low power design and unused i/os
  • From: fpgabuilder
• Re: re:Xilinx ISE WebPACK-7.1i on NetBSD
  • From: tlb
• Re: Simple PWM Spartan 3
  • From: Bevan Weiss
• Re: Simple PWM Spartan 3
  • From: Eric Smith
• Re: "Cannot synthesize logic..." ERROR
  • From: Bevan Weiss
• Re: "Cannot synthesize logic..." ERROR
  • From: unfrostedpoptart
• Re: "Cannot synthesize logic..." ERROR
  • From: bobrics
• "Cannot synthesize logic..." ERROR
  • From: bobrics
• Re: Avnet Technical Support Terrible!!!
  • From: Kunal
• Re: Avnet Technical Support Terrible!!!
  • From: Waage
• RPM reference for xilinx
  • From: Rick North
• Re: Avnet Technical Support Terrible!!!
  • From: Brad Smallridge
• Re: which is Low power FPGA?
  • From: Jim Granville
• Re: EDK/ISE : unroutable design
  • From: Mike Treseler
• EDK on Virtex4 FX using embedded ethernet MAC
  • From: Pete
• Re: which is Low power FPGA?
  • From: luc
• C source for Spartan-3 with microblaze soft core for RS-232 comm
  • From: james . r . lamb
• Re: to write the driver for my own ip core
  • From: Kunal
• Re: RAMB16 primitive write/read collision differences betweem virtex2 and virtex4
  • From: Javier Castillo
• Re: Inferring design elements in ISE tool
  • From: sk.sulabh@xxxxxxxxx
• Re: which is Low power FPGA?
  • From: Teo
• EDK/ISE : unroutable design
  • From: Lionel Damez
• Re: Rosetta Results
  • From: Austin Lesea
• Re: using i2c core
  • From: John_H
• Re: how to connect my IP-Core to Microblaze in EDK and ISE with IPIF
  • From: moleo
• Re: Rosetta Results
  • From: Martin Thompson
• Re: to write the driver for my own ip core
  • From: Johan Bernspång
• Re: which is Low power FPGA?
  • From: jerzy.gbur@xxxxxxxxx
• Re: How to speed up the critical path (Xilinx)
  • From: Eric DELAGE
• to write the driver for my own ip core
  • From: Athena
• Re: Best Async FIFO Implementation
  • From: Alex Shot
• Re: using i2c core
  • From: CMOS
• Re: Implementation of 1024 point FFT in Actel FPGA
  • From: Jon Elson
• Re: which is Low power FPGA?
  • From: Ray Andraka
• Re: which is Low power FPGA?
  • From: Peter Alfke
• Re: Implementation of 1024 point FFT in Actel FPGA
  • From: Thomas Womack
• Re: which is Low power FPGA?
  • From: Jim Granville
• Re: clock timing
  • From: Benjamin Menküc
• Re: clock timing
  • From: Benjamin Menküc
• Re: MAC Architectures
  • From: Austin Lesea
• Spartn 3 configuration failure
  • From: nithin . pal
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: Symon
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: Symon
• Re: How to speed up the critical path (Xilinx)
  • From: Symon
• Re: Rosetta Results
  • From: Austin Lesea
• Re: Carry Chain Design
  • From: Brannon
• Re: using i2c core
  • From: John_H
• Re: dagen.exe,where can i get it,thanks(for digital filter)
  • From: cecarrion1
• Re: using i2c core
  • From: CMOS
• Re: Newbie question: XC3S400 Gate Count
  • From: Philip Freidin
• Re: How to speed up the critical path (Xilinx)
  • From: zqhpnp@xxxxxxxxx
• Re: using i2c core
  • From: Bevan Weiss
• Re: Rosetta Results
  • From: Martin Thompson
• Re: using i2c core
  • From: Bevan Weiss
• Re: which is Low power FPGA?
  • From: himassk
• Re: which is Low power FPGA?
  • From: Antti Lukats
• Re: clock timing
  • From: Symon
• Re: which is Low power FPGA?
  • From: jerzy.gbur@xxxxxxxxx
• which is Low power FPGA?
  • From: himassk
• Implementation of 1024 point FFT in Actel FPGA
  • From: cisivakumar
• Re: How to speed up the critical path (Xilinx)
  • From: Zara
• Re: How to speed up the critical path (Xilinx)
  • From: starbugs
• How to speed up the critical path (Xilinx)
  • From: starbugs
• Re: Dat***em usage - help required
  • From: backhus
• Re: using i2c core
  • From: CMOS
• Re: using i2c core
  • From: John_H
• Re: using i2c core
  • From: CMOS
• Re: LSI RAPIDCHIP
  • From: Jerry
• Re: LSI RapidChip
  • From: Jerry
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: Bevan Weiss
• re:How to Reduce Interconnects (VDD and VSS)
  • From: fahadislam2002
• Re: Newbie question: XC3S400 Gate Count
  • From: Ed McGettigan
• Re: clock timing
  • From: Benjamin Menküc
• Re: clock timing
  • From: Benjamin Menküc
• Webpack install yields "299" error
  • From: Eboy
• Re: Newbie question: XC3S400 Gate Count
  • From: Austin Lesea
• Re: Newbie question: XC3S400 Gate Count
  • From: Ed McGettigan
• Re: Newbie question: XC3S400 Gate Count
  • From: jerryzy
• Re: Carry Chain Design
  • From: John_H
• Re: Carry Chain Design
  • From: Gabor
• Re: Newbie question: XC3S400 Gate Count
  • From: Paul Marciano
• Re: CPLD design software under WINE?
  • From: troy . scott
• Re: Xilinx USB cable
  • From: Sean Durkin
• Re: Xilinx USB cable
  • From: John_H
• Re: Xilinx USB cable
  • From: GaLaKtIkUs?
• Re: Xilinx USB cable
  • From: Antti Lukats
• Re: CPLD design software under WINE?
  • From: troy . scott
• Re: Xilinx USB cable
  • From: John_H
• Re: XMD and xilmfs help
  • From: Joseph
• Re: Carry Chain Design
  • From: Brannon
• Re: Storing a file onto FPGA (the last word)
  • From: Ray Andraka
• Re: using i2c core
  • From: c d saunter
• Re: Xilinx USB cable
  • From: Antti Lukats
• Re: Storing a file onto FPGA
  • From: cs_posting
• Re: Linux and Platform USB Cable
  • From: Paul Hartke
• Re: Carry Chain Design
  • From: John_H
• Re: Anyone used the Xilinx' floating point core?
  • From: Simon Heinzle
• Re: Xilinx USB cable
  • From: John_H
• Re: Program FPGA from PowerPC in V2P
  • From: Kunal
• Re: Best Async FIFO Implementation
  • From: Peter Alfke
• Re: Newbie question: XC3S400 Gate Count
  • From: Ed McGettigan
• Re: clock timing
  • From: Symon
• Re: clock timing
  • From: Benjamin Menküc
• Xilinx USB cable
  • From: GaLaKtIkUs?
• Re: ADC implementation on fpga? Information and procudures wanted.
  • From: Brannon
• Re: Anyone used the Xilinx' floating point core?
  • From: Brannon
• Re: LSI RAPIDCHIP
  • From: John B
• Re: Rosetta Results
  • From: Austin Lesea
• Re: clock timing
  • From: langwadt
• Re: LSI RAPIDCHIP
  • From: John B
• LSI RapidChip
  • From: John B
• gast division carry chain usage
  • From: Brannon
• Anyone used the Xilinx' floating point core?
  • From: Simon Heinzle
• Carry Chain Design
  • From: Brannon
• Re: Program FPGA from PowerPC in V2P
  • From: Eric
• Re: Dat***em usage - help required
  • From: Jan Panteltje
• Re: clock timing
  • From: Benjamin Menküc
• Re: clock timing
  • From: Benjamin Menküc
• Re: Dat***em usage - help required
  • From: Robert
• Re: Dat***em usage - help required
  • From: Robert
• Re: Program FPGA from PowerPC in V2P
  • From: alan
• Simple PWM Spartan 3
  • From: fecs2
• re:ADC implementation on fpga? Information and procudures wante
  • From: shorty
• Re: Rosetta Results
  • From: francesco_poderico
• Newbie question: XC3S400 Gate Count
  • From: jerryzy
• Re: clock timing
  • From: Antti Lukats
• Re: using i2c core
  • From: Bevan Weiss
• Re: Storing a file onto FPGA (the last word)
  • From: backhus
• Re: Dat***em usage - help required
  • From: backhus
• Re: using i2c core
  • From: CMOS
• Re: Storing a file onto FPGA (the last word)
  • From: John McCluskey
• Re: FPGA timming
  • From: Symon
• Re: FPGA timming
  • From: Kunal
• Re: FPGA timming
  • From: Symon
• Re: FPGA timming
  • From: Luke
• Re: using i2c core
  • From: Symon
• Re: FPGA timming
  • From: Symon
• Re: FPGA timming
  • From: Symon
• Re: clock timing
  • From: Symon
• Re: FPGA timming
  • From: Jeremy Stringer
• Re: ADC implementation on fpga? Information and procudures wanted.
  • From: Philip Freidin
• Re: Storing a file onto FPGA
  • From: Ray Andraka
• Re: clock timing
  • From: Peter Alfke
• Program FPGA from PowerPC in V2P
  • From: Eric
• Re: Best Async FIFO Implementation
  • From: Peter Alfke
• clock timing
  • From: Benjamin Menküc
• Re: Best Async FIFO Implementation
  • From: Jim Granville
• Re: Best Async FIFO Implementation
  • From: Peter Alfke
• Re: FPGA timming
  • From: Kunal
• Re: Best Async FIFO Implementation
  • From: Jim Granville
• FPGA timming
  • From: Kunal
• Re: Best Async FIFO Implementation
  • From: Jim Granville
• Re: ADC implementation on fpga? Information and procudures wanted.
  • From: Jim Granville
• Re: Compiling Altera LPM FIFO into Modelsim Error
  • From: pinod01
• Re: Virtex-4 FX20 PPC405 Startup Issue
  • From: Peter Ryser
• Dat***em usage - help required
  • From: Robert
• Re: Storing a file onto FPGA
  • From: Robert
• Re: Xilinx ML403 Board Beginner
  • From: Kunal
• Re: LSI RAPIDCHIP
  • From: Alvin Andries
• Re: Linux and Platform USB Cable
  • From: Waage
• Rosetta Results
  • From: Austin Lesea
• Re: ADC implementation on fpga? Information and procudures wanted.
  • From: Phil Hays
• Re: Storing a file onto FPGA
  • From: Robert
• using i2c core
  • From: CMOS
• Re: What is a "full custom" design?
  • From: vssumesh
• Re: ADC implementation on fpga? Information and procudures wanted.
  • From: Jonathan Bromley
• Re: ADC implementation on fpga? Information and procudures wanted.
  • From: pingboypulsar<spamoff>@hotmail.com
• Re: XChecker cable and chipscope
  • From: Antti Lukats
• Re: ADC implementation on fpga? Information and procudures wanted.
  • From: Jonathan Bromley
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: jai.dhar@xxxxxxxxx
• XChecker cable and chipscope
  • From: GaLaKtIkUs?
• Re: ADC implementation on fpga? Information and procudures wanted.
  • From: pingboypulsar<spamoff>@hotmail.com
• Re: ADC implementation on fpga? Information and procudures wanted.
  • From: Bevan Weiss
• Re: Xilinx IMPACT Problem... detects 101 unknown devices
  • From: Klaus Bickert
• Re: ADC implementation on fpga? Information and procudures wanted.
  • From: pingboypulsar<spamoff>@hotmail.com
• Re: ADC implementation on fpga? Information and procudures wanted.
  • From: Jim Granville
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: PeteS
• Re: Storing a file onto FPGA
  • From: backhus
• Re: Xilinx ML403 Board Beginner
  • From: onenanometer@xxxxxxxxx
• Re: ADC implementation on fpga? Information and procudures wanted.
  • From: pingboypulsar<spamoff>@hotmail.com
• Re: ADC implementation on fpga? Information and procudures wanted.
  • From: Peter Alfke
• chipscope pro problem
  • From: CMOS
• ADC implementation on fpga? Information and procudures wanted.
  • From: pingboypulsar<spamoff>@hotmail.com
• Re: CPLD design software under WINE?
  • From: Derek Gladding
• Re: CPLD design software under WINE?
  • From: Steven J. Hill
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: GPE
• Re: Best Async FIFO Implementation
  • From: Peter Alfke
• LSI RAPIDCHIP
  • From: Jerry
• Re: Best Async FIFO Implementation
  • From: Jim Granville
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: austin
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: Peter Alfke
• Error (XST): translate terminal to FCT
  • From: Pasacco
• Low-cost, high-quality design team
  • From: DigitalSignal
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: jai.dhar@xxxxxxxxx
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: jai.dhar@xxxxxxxxx
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: John Adair
• Re: Mixed voltage in JTAG chain.
  • From: John Adair
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: Symon
• Re: 3.3v<->5V
  • From: John Adair
• Re: Storing a file onto FPGA
  • From: Symon
• Re: 3.3v<->5V
  • From: Kolja Sulimma
• Re: Mixed voltage in JTAG chain.
  • From: PeteS
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: PeteS
• Re: Implementing I2C master
  • From: PeteS
• Implementing I2C master
  • From: Giox
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: jai.dhar@xxxxxxxxx
• Re: About with Synplify Pro?
  • From: Philip Freidin
• Re: 3.3v<->5V
  • From: John Larkin
• Re: 3.3v<->5V
  • From: GPE
• Re: 3.3v<->5V
  • From: John Larkin
• About with Synplify Pro?
  • From: seabrench
• Mixed voltage in JTAG chain.
  • From: Subhasri krishnan
• Re: Xilinx ML403 Board Beginner
  • From: Brad Smallridge
• Re: 3.3v<->5V
  • From: John Adair
• Re: Linux and Platform USB Cable
  • From: Sylvain Munaut
• Re: 3.3v<->5V
  • From: Slurp
• 3.3v<->5V
  • From: David Geirsson
• Re: What is a "full custom" design?
  • From: gallen
• Re: Synplify Pro and automatic Retiming/Pipelining
  • From: Ken McElvain
• Problem with Xilinx Impact under windowsXP
  • From: rakesh
• Re: CPLD design software under WINE?
  • From: dlharmon
• Re: Storing a file onto FPGA
  • From: Kolja Sulimma
• Re: Storing a file onto FPGA
  • From: Ray Andraka
• Re: What is a "full custom" design?
  • From: vssumesh
• Re: Storing a file onto FPGA
  • From: Erik Widding
• Implementing five stage pipeline
  • From: vssumesh
• Re: Synplify Pro and automatic Retiming/Pipelining
  • From: Kolja Sulimma
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: PeteS
• Re: How many decoupling capacitors need on one device?
  • From: PeteS
• Problem with Xilinx Impact under windowsXP
  • From: rakesh
• Re: FPGA : PCI core needed
  • From: bijoy
• CPLD design software under WINE?
  • From: Mika Leinonen
• CPLD design software under WINE?
  • From: Mika Leinonen
• Re: Library Simprim cannot be found?
  • From: seabrench
• Re: Xilinx ML403 Board Beginner
  • From: Kunal
• Re: Help me
  • From: Kunal
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: Peter Alfke
• Re: Storing a file onto FPGA
  • From: Symon
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: tom
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: tom
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: tom
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: John_H
• Re: xilinx fpga beginner question
  • From: Peter Ryser
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: Eric Smith
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: Jim Granville
• xilinx fpga beginner question
  • From: Eric Yeh
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: Hal Murray
• Re: Simulink to hdl conversion
  • From: Eric_at_AccelChip
• Re: Help me
  • From: Eli Hughes
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: Austin Lesea
• Re: Storing a file onto FPGA
  • From: Symon
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: John_H
• Re: Storing a file onto FPGA
  • From: Robert
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: John_H
• Re: FPGA : PCI core needed
  • From: Antti Lukats
• Synplify Pro and automatic Retiming/Pipelining
  • From: Simon Heinzle
• Help me
  • From: zqhpnp@xxxxxxxxx
• Re: Ciappla
  • From: ciappalastringa
• Ciappla
  • From: ciappalastringa
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: jai.dhar@xxxxxxxxx
• FPGA : PCI core needed
  • From: bijoy
• Re: Storing a file onto FPGA
  • From: Philip Freidin
• Re: How many decoupling capacitors need on one device?
  • From: John Larkin
• Re: Storing a file onto FPGA
  • From: backhus
• Re: Any suggestions for prototyping in an ARM environment?
  • From: MikeD'
• Re: ISE 7.1i & Linux / reg code question
  • From: Eric Smith
• Re: Simulink to hdl conversion
  • From: Ken McElvain
• Linux and Platform USB Cable
  • From: Waage
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: Philip Freidin
• Re: Xilinx ML403 Board Beginner
  • From: Peter Alfke
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: Peter Alfke
• Xilinx ML403 Board Beginner
  • From: Brad Smallridge
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: Jeremy Stringer
• Re: 64 bit processor for FPGA workstation?
  • From: Phil Tomson
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: Mike Treseler
• Re: Anyone remember the really early Xilinx FPGAs?
  • From: Austin Lesea
• Anyone remember the really early Xilinx FPGAs?
  • From: Mike
• Re: Storing a file onto FPGA
  • From: Robert
• Re: Storing a file onto FPGA
  • From: Ray Andraka
• Re: LUT 4:1 VS FF
  • From: Peter Alfke
• Re: Storing a file onto FPGA
  • From: Robert
• Re: RAMB16 primitive write/read collision differences betweem virtex2 and virtex4
  • From: Javier Castillo
• Xilinx EDK : mb-gcc linker errors with C++ features
  • From: Guru
• Re: IDELAYCTRL floorplanner/fpga editor/pace problem
  • From: Tim Verstraete
• Re: Avoiding meta stability?
  • From: Peter Alfke
• Re: computer upgrade time.
  • From: Ray Andraka
• Re: how to implement 8x8 circular shifter on FPGA
  • From: Ray Andraka
• Re: Storing a file onto FPGA
  • From: Stephen Craven
• Storing a file onto FPGA
  • From: Robert
• Re: RAMB16 primitive write/read collision differences betweem virtex2 and virtex4
  • From: Brian Davis
• IO interface standard of fpga
  • From: zqhpnp@xxxxxxxxx
• Re: [Going OT] Automotive Re: converting 12v signal to 3.3v
  • From: Martin Thompson
• Re: Data width change in opencores Ethernet MAC
  • From: Sylvain Munaut
• Re: how to implement 8x8 circular shifter on FPGA
  • From: pipjockey
• Re: IDELAYCTRL floorplanner/fpga editor/pace problem
  • From: pipjockey
• Re: RAMB16 primitive write/read collision differences betweem virtex2 and virtex4
  • From: Javier Castillo
• Re: RAMB16 primitive write/read collision differences betweem virtex2 and virtex4
  • From: Javier Castillo
• Re: Simulink to hdl conversion
  • From: kcl
• Re: LUT 4:1 VS FF
  • From: Claudio
• Simulink to hdl conversion
  • From: vssumesh
• Re: VHDL : Use concatenation on port mapping
  • From: Newman
• Re: Compiling Altera LPM FIFO into Modelsim Error
  • From: Subroto Datta
• Re: VHDL : Use concatenation on port mapping
  • From: Jim Lewis
• Re: [OT]Re: converting 12v signal to 3.3v
  • From: Hal Murray
• Re: [OT]Re: converting 12v signal to 3.3v
  • From: Mark McDougall
• Re: Avoiding meta stability?
  • From: Ray Andraka
• Re: Avoiding meta stability?
  • From: Phil Hays
• Re: RAMB16 primitive write/read collision differences betweem virtex2 and virtex4
  • From: John_H
• IOs on ML-310 Evaluation Board
  • From: Hendry
• RAMB16 primitive write/read collision differences betweem virtex2 and virtex4
  • From: Javier Castillo
• Re: Avoiding meta stability?
  • From: Phil Hays
• Re: question: timing constraint for clock enable
  • From: Stephan Flock
• Re: Avoiding meta stability?
  • From: rhnlogic@xxxxxxxxx
• IDELAYCTRL floorplanner/fpga editor/pace problem
  • From: Tim Verstraete
• Re: Avoiding meta stability?
  • From: Peter Alfke
• NgdBuild:455, Ngd:Build:924 when using MGT XBERT
  • From: do_not_bend_42
• [OT]Re: converting 12v signal to 3.3v
  • From: Symon
• Re: converting 12v signal to 3.3v
  • From: Kolja Sulimma
• Re: converting 12v signal to 3.3v
  • From: Symon
• [Going OT] Automotive Re: converting 12v signal to 3.3v
  • From: Martin Thompson
• Re: question: timing constraint for clock enable
  • From: Symon
• Re: converting 12v signal to 3.3v
  • From: Symon
• Re: Virtex-4 FX20 PPC405 Startup Issue
  • From: Chris
• Re: Using the BSCAN primitives
  • From: derek
• Re: Avoiding meta stability?
  • From: Symon
• Re: 9bit vga with resistors.
  • From: Robert Finch
• Re: Avoiding meta stability?
  • From: nospam.eric@xxxxxxxxx
• Re: ModelSim XE: Can't import vital 2000 library
  • From: Jörg Rockstroh
• Re: iVerilog / VVP output to GTKwave.
  • From: Grahame Kelly
• Re: LUT 4:1 VS FF
  • From: Hal Murray
• Re: LUT 4:1 VS FF
  • From: Claudio
• Re: Best FPGA for floating point performance
  • From: Ray Andraka
• Re: 64 bit processor for FPGA workstation?
  • From: Ray Andraka
• Re: 64 bit processor for FPGA workstation?
  • From: gallen
• Re: stratix fpga pll
  • From: Rob
• Re: How many decoupling capacitors need on one device?
  • From: Gary Pace
• Re: Power on reset generation in FPGA
  • From: Ray Andraka
• Re: Question regarding FPGA startup ROMs
  • From: Thomas Womack
• User Library in ISE
  • From: xipn
• Re: LUT 4:1 VS FF
  • From: Claudio
• Re: Using the BSCAN primitives
  • From: Sylvain Munaut
• Re: Virtex-4 FX20 PPC405 Startup Issue
  • From: Peter Ryser
• Re: how to implement 8x8 circular shifter on FPGA
  • From: Slurp
• Re: Question regarding FPGA startup ROMs
  • From: Eli Hughes
• how to implement 8x8 circular shifter on FPGA
  • From: Enver
• Re: Question regarding FPGA startup ROMs
  • From: M.Randelzhofer
• Re: converting 12v signal to 3.3v
  • From: Jon Elson
• Re: Question regarding FPGA startup ROMs
  • From: Jon Elson
• Question regarding FPGA startup ROMs
  • From: Immo Birnbaum
• Re: Virtex-4 FX20 PPC405 Startup Issue
  • From: rwightman
• Re: question: timing constraint for clock enable
  • From: Newman
• Re: How to Reduce Interconnects (VDD and VSS)
  • From: John_H
• stratix fpga pll
  • From: ebi
• How to Reduce Interconnects (VDD and VSS)
  • From: fahadislam2002
• question: timing constraint for clock enable
  • From: Stephan Flock
• LUT 4:1 VS FF
  • From: Claudio
• Re: converting 12v signal to 3.3v
  • From: MM
• Re: converting 12v signal to 3.3v
  • From: DerekSimmons@xxxxxxxxxxxxxxx
• ModelSim XE: Can't import vital 2000 library
  • From: Jörg Rockstroh
• Re: converting 12v signal to 3.3v
  • From: Simon Peacock
• Re: iVerilog / VVP output to GTKwave.
  • From: Guenter
• Problems with phase shift dcm
  • From: creemers_roger
• Re: converting 12v signal to 3.3v
  • From: kcl
• Re: Synchronizer Flip Flop / Metastability
  • From: Hal Murray
• Re: Eliminates meta stability (yes or no)?
  • From: Hal Murray
• Re: Using the BSCAN primitives
  • From: Sandro
• Re: VHDL : Use concatenation on port mapping
  • From: Simon Peacock
• converting 12v signal to 3.3v
  • From: kcl
• Re: 3rd party JTAG cables/controllers for Virtex-4
  • From: Simon Peacock
• Re: 64 bit processor for FPGA workstation?
  • From: doomeddave
• Re: Xilinx Chipscope VIO Core Utilization
  • From: Antti Lukats
• Re: 64 bit processor for FPGA workstation?
  • From: allanherriman
• Re: iVerilog / VVP output to GTKwave.
  • From: allanherriman
• iVerilog / VVP output to GTKwave.
  • From: Grahame Kelly
• Compiling Altera LPM FIFO into Modelsim Error
  • From: pinod01
• Re: Virtex-4 FX20 PPC405 Startup Issue
  • From: wiggs
• Re: What is a "full custom" design?
  • From: Stephen Craven
• 64 bit processor for FPGA workstation?
  • From: Ray Andraka
• Re: Virtex-4 FX20 PPC405 Startup Issue
  • From: Jim Granville
• What is a "full custom" design?
  • From: Paul Marciano
• Re: Virtex-4 FX20 PPC405 Startup Issue
  • From: wiggs
• Re: Eliminates meta stability (yes or no)?
  • From: rhnlogic@xxxxxxxxx
• Re: Xilinx Chipscope VIO Core Utilization
  • From: Ed McGettigan
• Re: Eliminates meta stability (yes or no)?
  • From: Peter Alfke
• Re: Eliminates meta stability (yes or no)?
  • From: Phil Hays
• Re: Eliminates meta stability (yes or no)?
  • From: Bill
• Re: Eliminates meta stability (yes or no)?
  • From: Bill
• Re: evaluation edk in Spartan-3 starter kit
  • From: news.hinet.net
• Re: Eliminates meta stability (yes or no)?
  • From: johnp
• Xilinx Chipscope VIO Core Utilization
  • From: happydude32905
• Eliminates meta stability (yes or no)?
  • From: Bill
• Verilog VPI
  • From: slawc
• Re: Power on reset generation in FPGA
  • From: Andrew FPGA
• Re: Xilinx IPIF PLB Master Update
  • From: Sylvain Munaut
• Using the BSCAN primitives
  • From: Sylvain Munaut
• Xilinx IPIF PLB Master Update
  • From: Eli Hughes
• Re: How many decoupling capacitors need on one device?
  • From: John Adair
• Re: How many decoupling capacitors need on one device?
  • From: Austin Lesea
• How many decoupling capacitors need on one device?
  • From: river064
• Questions on DCI split termination of spartan-3
  • From: codejk
• Re: 3rd party JTAG cables/controllers for Virtex-4
  • From: Waage
• Re: Power on reset generation in FPGA
  • From: Austin Lesea
• Re: Library Simprim cannot be found?
  • From: Aurelian Lazarut
• Re: VHDL : Use concatenation on port mapping
  • From: ALuPin
• Re: Clock routing
  • From: ALuPin
• Clock routing
  • From: patrick . melet
• systemc to verilog translator v0.5
  • From: Javier Castillo
• Re: 16-bit microprocessor dore for Actel
  • From: Antti Lukats
• Re: 16-bit microprocessor dore for Actel
  • From: Jonathan Bromley
• Re: evaluation edk in Spartan-3 starter kit
  • From: Michael Schuster
• Re: VHDL : Use concatenation on port mapping
  • From: Georgios Sidiropoulos
• VHDL : Use concatenation on port mapping
  • From: Georgios Sidiropoulos
• Yet another NGDBUILD 455 problem
  • From: merlin_jiang
• Re: 16-bit microprocessor dore for Actel
  • From: Jim Granville
• Re: 16-bit microprocessor dore for Actel
  • From: Antti Lukats
• Re: fixed point dot product with log2(n) pipe stages in vhdl
  • From: Jonathan Bromley
• Re: 16-bit microprocessor dore for Actel
  • From: Jonathan Bromley
• Re: Xilinx WebPack and command line
  • From: Sandro
• Re: 16550 VHDL code
  • From: Mark McDougall
• Re: FPGA behaviour when its used resource is >90% ?
  • From: Simon Peacock
• Re: FPGA behaviour when its used resource is >90% ?
  • From: Nial Stewart
• 16550 VHDL code
  • From: Jackolantern25
• Re: Altera Gate Delay Simulation
  • From: kedarpapte
• Re: Altera Gate Delay Simulation
  • From: kedarpapte
• Re: FPGA behaviour when its used resource is >90% ?
  • From: bijoy
• Re: Question about metastability that's been on my mind for a while
  • From: Bob Perlman
• Re: Avoiding meta stability?
  • From: Bill
• Re: Question about metastability that's been on my mind for a while
  • From: Raymund Hofmann
• Re: 3rd party JTAG cables/controllers for Virtex-4
  • From: John Adair
• Library Simprim cannot be found?
  • From: seabrench
• Re: 3rd party JTAG cables/controllers for Virtex-4
  • From: Simon Peacock
• 3rd party JTAG cables/controllers for Virtex-4
  • From: Waage
• Re: Question about metastability that's been on my mind for a while
  • From: nospam
• Re: Xilinx WebPack and command line
  • From: Kevin Brace
• Opal help please
  • From: fpbankroll
• Re: Question about metastability that's been on my mind for a while
  • From: Bob Perlman
• Re: Question about metastability that's been on my mind for a while
  • From: Raymund Hofmann
• Re: Avoiding meta stability?
  • From: Peter Alfke
• Re: Question about metastability that's been on my mind for a while - mine too, I lived it
  • From: Peter Alfke
• Re: PowerPC interrupt latency
  • From: Peter Ryser
• Re: Xilinx WebPack and command line
  • From: devb
• Re: Question about metastability that's been on my mind for a while - mine too, I lived it
  • From: Austin Lesea
• Re: Avoiding meta stability?
  • From: Ray Andraka
• Re: Virtex4 shift register layout: Horizontal or vertical?
  • From: Ray Andraka
• New Ethernet Development board, open-source
  • From: jai.dhar@xxxxxxxxx
• Re: Question about metastability that's been on my mind for a while
  • From: Symon
• Re: Question about metastability that's been on my mind for a while
  • From: rhnlogic@xxxxxxxxx
• Re: Question about metastability that's been on my mind for a while
  • From: rhnlogic@xxxxxxxxx
• Re: ise (lin64) and debian
  • From: Adrian Knoth
• PowerPC interrupt latency
  • From: Eli Hughes
• Re: DDR constraints in Xilinx/UCF, Synplicity?
  • From: jjohnson
• Re: Xilinx PLB IPIF Master
  • From: alan
• 9bit vga with resistors.
  • From: mice
• re:9bit vga with resistors.
  • From: mice
• Re: Question about metastability that's been on my mind for a while
  • From: Symon
• ISE 7.1i installing issues on Windows XP Pro Sp2.
  • From: Brijesh
• Re: Virtex4 shift register layout: Horizontal or vertical?
  • From: Kolja Sulimma
• Re: FPGA behaviour when its used resource is >90% ?
  • From: Mike Harrison
• Re: Question about metastability that's been on my mind for a while
  • From: Hubble
• Re: Xilinx WebPack and command line
  • From: Antti Lukats
• Re: Xilinx WebPack and command line
  • From: Sandro
• Re: FPGA behaviour when its used resource is >90% ?
  • From: Aurelian Lazarut
• Re: Xilinx PLB IPIF Master
  • From: Eli Hughes
• Re: FSM with High load on clock signal
  • From: Marco
• Re: Xilinx IMPACT Problem... detects 101 unknown devices
  • From: Newman
• Re: Actel Libero upgrade - problem with clk pin - Synplify
  • From: Marie
• Re: Question about metastability that's been on my mind for a while
  • From: Raymund Hofmann
• Re: Xilinx IMPACT Problem... detects 101 unknown devices
  • From: Subhasri krishnan
• Re: FSM with High load on clock signal
  • From: Symon
• Re: Xilinx WebPack and command line
  • From: Remis Norvilis
• Re: FSM with High load on clock signal
  • From: Marco
• Re: Xilinx WebPack and command line
  • From: devb
• Re: Avoiding meta stability?
  • From: Symon
• Re: Xilinx IMPACT Problem... detects 101 unknown devices
  • From: Simon Peacock
• Re: FSM with High load on clock signal
  • From: Symon
• Re: Avoiding meta stability?
  • From: Bill
• Re: Avoiding meta stability?
  • From: Bill
• Re: FSM with High load on clock signal
  • From: Marco
• Re: FPGA behaviour when its used resource is >90% ?
  • From: Zara
• Re: .lib file for Xilinx FPGAs?
  • From: Simon Heinzle
• Re: FPGA behaviour when its used resource is >90% ?
  • From: Antti Lukats
• Re: Question about metastability that's been on my mind for a while
  • From: Michael Chan
• Re: DDR constraints in Xilinx/UCF, Synplicity?
  • From: Antti Lukats
• Re: FPGA behaviour when its used resource is >90% ?
  • From: ALuPin
• Re: Actel Libero upgrade - problem with clk pin - Synplify
  • From: Neill A
• Re: Question about metastability that's been on my mind for a while
  • From: Klaus Falser
• Re: Virtex4 shift register layout: Horizontal or vertical?
  • From: Antti Lukats
• Re: More than one embedded system in ISE
  • From: Zara
• Re: Question about metastability that's been on my mind for a while
  • From: Hubble
• Re: I'm desperate... EDK project simulation
  • From: Zara
• Question about metastability that's been on my mind for a while
  • From: Michael Chan
• Xilinx WebPack and command line
  • From: Remis Norvilis
• Re: Altera Gate Delay Simulation
  • From: morpheus
• Virtex4 shift register layout: Horizontal or vertical?
  • From: jjohnson
• FPGA behaviour when its used resource is >90% ?
  • From: kkumar
• DDR constraints in Xilinx/UCF, Synplicity?
  • From: jjohnson
• Re: Avoiding meta stability? Finally...? Don't use SRL16 as a synchronizer
  • From: Brian Philofsky
• Re: matrix inversion in hardware
  • From: jjohnson
• Raggedstone1
  • From: John Adair
• Re: Avoiding meta stability?
  • From: Paul Marciano
• Avoiding meta stability? Finally...? Don't use SRL16 as a synchronizer
  • From: Austin Lesea
• Re: ISE does not initialize the bitstream of a EDK project
  • From: Francis
• Re: Avoiding meta stability? No where in this thread...
  • From: Paul Marciano
• matrix inversion in hardware
  • From: rafaelcns
• Re: Xilinx PLB IPIF Master
  • From: alan
• Xilinx PLB IPIF Master
  • From: Eli Hughes
• Re: Xilinx IMPACT Problem... detects 101 unknown devices
  • From: Jeremy Stringer
• Re: Avoiding meta stability?
  • From: rhnlogic@xxxxxxxxx
• Re: FSM with High load on clock signal
  • From: Symon
• Re: EasyPath, demystified
  • From: Ben Twijnstra
• Re: FSM with High load on clock signal
  • From: Jeremy Stringer
• Re: Verification using Chipscope
  • From: sovan
• Re: Altera Gate Delay Simulation
  • From: Ben Twijnstra
• Re: More than one embedded system in ISE
  • From: Francis
• Re: evaluation edk in Spartan-3 starter kit
  • From: Newman
• Re: evaluation edk in Spartan-3 starter kit
  • From: aholtzma
• Verification using Chipscope
  • From: Anuja
• Re: I'm desperate... EDK project simulation
  • From: Melissa Vetromille
• Re: .lib file for Xilinx FPGAs?
  • From: Kolja Sulimma
• Re: Avoiding meta stability? No where in this thread...
  • From: Philip Freidin
• Re: .lib file for Xilinx FPGAs?
  • From: Kolja Sulimma
• Re: Actel Libero upgrade - problem with clk pin - Synplify
  • From: Marie
• Re: Systolic array architectures
  • From: Kolja Sulimma
• Re: ACTEL ProASIC plus mixed-voltage I/O macro's in Designer 6.2 ....?
  • From: Neill A
• Re: How to make XST understand to pack mux(A,B,A+B) in a single level ?
  • From: Kolja Sulimma
• Re: Avoiding meta stability? No where in this thread...
  • From: Austin Lesea
• Re: Avoiding meta stability?
  • From: Bob Perlman
• Re: Avoiding meta stability? No where in this thread...
  • From: Phil Hays
• Re: Xilinx ISE 7.1i file management
  • From: Diego Lillo
• Re: Actel Libero upgrade - problem with clk pin - Synplify
  • From: Neill A
• Re: Xilinx IMPACT Problem... detects 101 unknown devices
  • From: Klaus Bickertt
• Re: Avoiding meta stability?
  • From: Bill
• Re: ACTEL ProASIC plus mixed-voltage I/O macro's in Designer 6.2 ....?
  • From: Antti Lukats
• Re: ACTEL ProASIC plus mixed-voltage I/O macro's in Designer 6.2 ....?
  • From: Neill A
• Re: .lib file for Xilinx FPGAs?
  • From: Simon Heinzle
• Altera Gate Delay Simulation
  • From: kedarpapte
• ACTEL ProASIC plus mixed-voltage I/O macro's in Designer 6.2 ....?
  • From: J buytaert
• Re: Systolic array architectures
  • From: timotoole
• FSM with High load on clock signal
  • From: Marco
• Re: High Load
  • From: Marco
• Re: Avoiding meta stability? No where in this thread...
  • From: Philip Freidin
• Re: High Load
  • From: Marco
• Re: .lib file for Xilinx FPGAs?
  • From: Simon Peacock
• Re: High Load
  • From: Simon Peacock
• Actel Libero upgrade - problem with clk pin - Synplify
  • From: Marie
• Re: Avoiding meta stability?
  • From: Simon Peacock
• Re: Avoiding meta stability?
  • From: Simon Peacock
• .lib file for Xilinx FPGAs?
  • From: Simon Heinzle
• Re: Prob in Synthesizing and Simulating large Mux
  • From: Simon Peacock
• Re: ise (lin64) and debian
  • From: Derek Gladding
• Re: Systolic array architectures
  • From: Kolja Sulimma
• Re: Floating point multiplication on Spartan3 device
  • From: codejk
• Re: I'm desperate... EDK project simulation
  • From: Zara
• Re: Floating point multiplication on Spartan3 device
  • From: codejk
• Re: Avoiding meta stability?
  • From: austin
• Re: Avoiding meta stability? No where in this thread...
  • From: austin
• Re: evaluation edk in Spartan-3 starter kit
  • From: Newman
• evaluation edk in Spartan-3 starter kit
  • From: aholtzma
• Re: Avoiding meta stability?
  • From: Peter Alfke
• Re: Avoiding meta stability?
  • From: Phil Hays
• Re: I'm desperate... EDK project simulation
  • From: Melissa Vetromille
• Re: I'm desperate... EDK project simulation
  • From: Melissa Vetromille
• Re: Avoiding meta stability?
  • From: Austin Lesea
• Re: Avoiding meta stability?
  • From: Paul Marciano
• Re: vhdl question
  • From: Andy Peters
• Re: How to make XST understand to pack mux(A,B,A+B) in a single level ?
  • From: Sylvain Munaut
• Re: How to make XST understand to pack mux(A,B,A+B) in a single level ?
  • From: John_H
• Xilinx ISE 7.1i file management
  • From: cyd
• Re: vhdl question
  • From: Mike Treseler
• Re: Avoiding meta stability?
  • From: Philip Freidin
• Re: How to make XST understand to pack mux(A,B,A+B) in a single level ?
  • From: Sylvain Munaut
• Re: Where to get informations about Virtex 4 FX Engineering Samples
  • From: Austin Lesea
• Re: EasyPath, demystified
  • From: Austin Lesea
• Re: How to make XST understand to pack mux(A,B,A+B) in a single level ?
  • From: John_H
• Re: Xilinx ISE 7.1i Portability Error
  • From: Matthew Plante
• Re: Using LogicCORE on development board with Web ISE
  • From: Kevin Brace
• Re: Avoiding meta stability?
  • From: Peter Alfke
• Re: vhdl question
  • From: CMOS
• Re: EasyPath, demystified
  • From: Ben Twijnstra
• Re: Xilinx dev board with high quality video?
  • From: Pete Fraser
• Re: High Load
  • From: Marco
• Re: Prob in Synthesizing and Simulating large Mux
  • From: vssumesh
• Re: Avoiding meta stability?
  • From: Ricardo
• Re: Floating point multiplication on Spartan3 device
  • From: Ben Jones
• Re: Avoiding meta stability?
  • From: Simon Peacock
• Re: Avoiding meta stability?
  • From: Simon Peacock
• Re: Xilinx dev board with high quality video?
  • From: Simon Peacock
• Re: High Load
  • From: Simon Peacock
• Re: EasyPath, demystified
  • From: Ben Jones
• Re: Floating point multiplication on Spartan3 device
  • From: Robin Bruce
• Re: vhdl question
  • From: Simon Peacock
• Re: Where to get informations about Virtex 4 FX Engineering Samples
  • From: Simon Peacock
• Re: Prob in Synthesizing and Simulating large Mux
  • From: Simon Peacock
• Re: Where to get informations about Virtex 4 FX Engineering Samples
  • From: zeeman_be
• Re: vhdl question
  • From: Nicolas Matringe
• re:Xilinx ISE WebPACK-7.1i on NetBSD
  • From: Darius
• Re: Where to get informations about Virtex 4 FX Engineering Samples
  • From: Peter Rauschert
• Re: vhdl question
  • From: CMOS
• Re: EasyPath, demystified
  • From: Ben Twijnstra
• Re: Where to get informations about Virtex 4 FX Engineering Samples
  • From: Antti Lukats
• Re: I'm desperate... EDK project simulation
  • From: Sylvain Munaut
• Re: I'm desperate... EDK project simulation
  • From: Zara
• Where to get informations about Virtex 4 FX Engineering Samples
  • From: Peter Rauschert
• Re: Avoiding meta stability?
  • From: Peter Alfke
• Re: Xilinx dev board with high quality video?
  • From: Jecel
• Re: EasyPath, demystified
  • From: Ray Andraka
• Re: Xilinx dev board with high quality video?
  • From: Jecel
• XMD and xilmfs help
  • From: Joseph
• Re: EasyPath, demystified
  • From: Adam Megacz
• Re: Floating point multiplication on Spartan3 device
  • From: codejk
• Re: Avoiding meta stability?
  • From: Bob Perlman
• Re: EasyPath, demystified
  • From: johnp
• I'm desperate... EDK project simulation
  • From: Melissa Vetromille
• Re: EasyPath, demystified
  • From: Austin Lesea
• Re: EasyPath, demystified
  • From: Austin Lesea
• Re: How to make XST understand to pack mux(A,B,A+B) in a single level ?
  • From: quark01
• Systolic array architectures
  • From: timotoole
• Re: EasyPath, demystified
  • From: Ben Twijnstra
• Re: EasyPath, demystified
  • From: Adam Megacz
• Re: Avoiding meta stability?
  • From: rhnlogic@xxxxxxxxx
• Re: How to make XST understand to pack mux(A,B,A+B) in a single level ?
  • From: Sylvain Munaut
• Re: How to make XST understand to pack mux(A,B,A+B) in a single level ?
  • From: John_H
• Re: Radiation + CoolRunner2 CPLD?
  • From: Austin Lesea
• EasyPath, demystified
  • From: Austin Lesea
• How to make XST understand to pack mux(A,B,A+B) in a single level ?
  • From: Sylvain Munaut
• Re: Xilinx IMPACT Problem... detects 101 unknown devices
  • From: Brad Smallridge
• Re: Avoiding meta stability?
  • From: Peter Alfke
• Re: Radiation + CoolRunner2 CPLD?
  • From: Bob
• Re: Xilinx dev board with high quality video?
  • From: Antonio Pasini
• Re: Altera why so QUIET !?
  • From: Ben Twijnstra
• Re: Radiation + CoolRunner2 CPLD?
  • From: Austin Lesea
• Re: Xilinx IMPACT Problem... detects 101 unknown devices
  • From: Sean Durkin
• Re: Xilinx IMPACT Problem... detects 101 unknown devices
  • From: Ed McGettigan
• Re: Xilinx IMPACT Problem... detects 101 unknown devices
  • From: Subhasri krishnan
• Radiation + CoolRunner2 CPLD?
  • From: Bob
• Re: Avoiding meta stability?
  • From: rhnlogic@xxxxxxxxx
• Re: vhdl question
  • From: Andy Peters
• Re: Altera NIOS PIO interrupt problem
  • From: GMM50
• Re: Prob in Synthesizing and Simulating large Mux
  • From: Andy Peters
• Re: Xilinx IMPACT Problem... detects 101 unknown devices
  • From: Andy Peters
• Re: Xilinx dev board with high quality video?
  • From: Antti Lukats
• Xilinx IMPACT Problem... detects 101 unknown devices
  • From: Subhasri krishnan
• Re: Xilinx dev board with high quality video?
  • From: Ed McGettigan
• Re: High Load
  • From: Marco
• Re: Xilinx dev board with high quality video?
  • From: Ed McGettigan
• Re: High Load
  • From: Marco
• Altera NIOS PIO interrupt problem
  • From: Monica
• Re: vhdl question
  • From: Brad Smallridge
• Re: High Load
  • From: Antti Lukats
• High Load
  • From: Marco
• Re: Floating point multiplication on Spartan3 device
  • From: Stephen Craven
• Re: Using LogicCORE on development board with Web ISE
  • From: G.H. Hardy
• Floating point multiplication on Spartan3 device
  • From: codejk
• Re: Prob in Synthesizing and Simulating large Mux
  • From: vssumesh
• Avoiding meta stability?
  • From: Bill
• Re: vhdl question
  • From: nospam.eric@xxxxxxxxx
• Re: vhdl question
  • From: Simon Peacock
• Re: Prob in Synthesizing and Simulating large Mux
  • From: Simon Peacock
• Re: Xilinx dev board with high quality video?
  • From: Antti Lukats
• Re: Xilinx dev board with high quality video?
  • From: Antti Lukats
• Re: vhdl question
  • From: CMOS
• Re: Xilinx dev board with high quality video?
  • From: Jecel
• Re: Altera why so QUIET !?
  • From: austin
• Problems in simulating EDK system
  • From: mvetromille
• Re: for...generate loop with generics, constants (vhdl)
  • From: radarman
• Re: vhdl question
  • From: Mike Treseler
• re:FPGA : Decimation Filter
  • From: seb_tech_fr
• vhdl question
  • From: CMOS
• Re: going backwards, Xilinx ISE 7.1 to ISE 6.3
  • From: Phil Hays
• going backwards, Xilinx ISE 7.1 to ISE 6.3
  • From: Rob Young
• Re: Prob in Synthesizing and Simulating large Mux
  • From: vssumesh
• Re: Antti is back
  • From: Sandro
• Re: High Speed Newbie: Xilinx Spartan3 DCM CLK2X is not locked if CLKIN > 140MHz
  • From: Antti Lukats
• Re: Xilinx dev board with high quality video?
  • From: Simon Peacock
• Re: Virtex-4 FX20 PPC405 Startup Issue
  • From: Florian
• Re: Prob in Synthesizing and Simulating large Mux
  • From: vssumesh
• Re: Xilinx dev board with high quality video?
  • From: Antti Lukats
• Re: Inferring design elements in ISE tool
  • From: Andy Peters
• Re: Prob in Synthesizing and Simulating large Mux
  • From: Simon Peacock
• Re: altera new bee
  • From: Simon Peacock
• Re: ISE does not initialize the bitstream of a EDK project
  • From: Zara
• Re: More than one embedded system in ISE
  • From: Zara
• Re: altera new bee
  • From: Philip Freidin
• Re: Prob in Synthesizing and Simulating large Mux
  • From: vssumesh
• Weird problem in Xilinx WebPack ISE PACE 7.1SP4
  • From: fpgagrp
• Re: for...generate loop with generics, constants (vhdl)
  • From: Nitesh
• RLDRAM-II controller - Read problem
  • From: Elling Diesen
• Re: Altera why so QUIET !?
  • From: Ben Twijnstra
• Re: Prevue - FPGA Dev Board Sale
  • From: Kevin Brace
• Re: Using LogicCORE on development board with Web ISE
  • From: Kevin Brace
• Re: Xilinx/Linux: sch2vhdl not working very hard
  • From: Paul Boven
• Re: Xilinx/Linux: sch2vhdl not working very hard
  • From: Georg Acher
• Xilinx/Linux: sch2vhdl not working very hard
  • From: Paul Boven
• Re: ISE does not initialize the bitstream of a EDK project
  • From: Newman
• Re: altera new bee
  • From: altera_smells
• Re: I, Wish: I had an Spartan-3e NOW!
  • From: Peter Alfke
• Re: I, Wish: I had an Spartan-3e NOW!
  • From: Newman
• Re: Prob in Synthesizing and Simulating large Mux
  • From: Ray Andraka
• Re: High Speed Newbie: Xilinx Spartan3 DCM CLK2X is not locked if CLKIN > 140MHz
  • From: Brian Davis
• Re: Xilinx dev board with high quality video?
  • From: Simon Peacock
• Re: VHDL 2 dimension array
  • From: Simon Peacock
• Re: I, Wish: I had an Spartan-3e NOW!
  • From: seannstifler69
• Re: Req to Xilinx: eCos port for Microblaze
  • From: Ram
• Re: Xilinx dev board with high quality video?
  • From: Thomas Entner
• Re: Xilinx dev board with high quality video?
  • From: Pete Fraser
• for...generate loop with generics, constants (vhdl)
  • From: geoffrey wall
• Re: Xilinx dev board with high quality video?
  • From: Brad Smallridge
• Inferring design elements in ISE tool
  • From: sk.sulabh@xxxxxxxxx
• Re: Xilinx dev board with high quality video?
  • From: Pete Fraser
• Re: High Speed Newbie: Xilinx Spartan3 DCM CLK2X is not locked if CLKIN > 140MHz
  • From: wanch
• Re: High Speed Newbie: Xilinx Spartan3 DCM CLK2X is not locked if CLKIN > 140MHz
  • From: wanch
• Re: Prevue - FPGA Dev Board Sale
  • From: John Adair
• Re: Count "1" bit in bit stream
  • From: Thomas Rudloff
• Re: ISE does not initialize the bitstream of a EDK project
  • From: Antti Lukats
• Re: Xilinx dev board with high quality video?
  • From: Antti Lukats
• Re: VHDL 2 dimension array
  • From: eeh
• Re: VHDL 2 dimension array
  • From: Karthikeyan Subramaniyam
• Re: PCB Software....
  • From: Simon Peacock
• Re: VHDL 2 dimension array
  • From: Simon Peacock
• Re: Prevue - FPGA Dev Board Sale
  • From: Heinz-Jürgen Oertel
• Re: Prevue - FPGA Dev Board Sale
  • From: John Adair
• Re: PCB Software....
  • From: icegray
• VHDL 2 dimension array
  • From: eeh
• re:Testbench using Modelsim/VHDL - simple signal generation pro
  • From: perica
• Synthesis with Icarus Verilog
  • From: Waage
• Re: Xilinx and Lattice tools on one machine?
  • From: Gabor
• More than one embedded system in ISE
  • From: Francis St-Pierre
• ISE does not initialize the bitstream of a EDK project
  • From: Francis St-Pierre
• ISE does not initialize the bitstream of a EDK project
  • From: Francis
• Re: PCB Software....
  • From: henrique . portela
• Virtex-4 FX20 PPC405 Startup Issue
  • From: Chris
• reading bits using JBits 3.0
  • From: sarnaths@xxxxxxxxx

• Security
• UNIX
• Linux
• Coding
• Usenet

• Archive
• About
• Privacy
• Search
• Imprint

newsgroups.derkeiler.com  > Archive  > Comp  > comp.arch.fpga  > 2005-10