Re: I2C "SCL" line problem

Well, the I2C interface has those funny START and STOP conditions
relating to data changing while on the clock is high state. Are you
aware of that and could that influence your circuit?

Brad Smallridge
b r a d @ a i v i s i o n . c o m


<praveen.kantharajapura@xxxxxxxxx> wrote in message
news:1125635260.092860.131020@xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
> Hi all,
>
> I faced the following problem with my I2C slave code(VHDL).
>
> I was incrementing a counter on the negative edge of SCL(this clock is
> coming from the processor's I2C port , 100 KHz frequency).
> But what i observed on the CRO was that my bit counter which was
> running on the "negative edge" of SCL , was incrementing on "positive
> edge" also and this was not happening always.
>
> The solution to this problem was i inverted the incomimg clock "SCL"
> and used the rising edge to increment my counter now it was fine.
>
> Can any I2C experts clarify what is the problem with working on
> "negative edge of "SCL" clock.
>
>
> Regards,
> Prav
>


.

Relevant Pages

  • Re: the clock stopped in F7 ?!
    ... If it is incrementing then I'm stumped... ... Or maybe there's yet another interrupt used ... At the time and even on the three machines I have here all use the timer interrupt to run the software clock. ...
    (Fedora)
  • Confused about synchronous communications
    ... communications is edge triggered. ... What I see is that a data bit is sent when the clock changes and then the ... I also thought about sorta offseting the clock half way sorta like the above ... But then this has a problem of the data changing towards the end of the ...
    (sci.electronics.design)
Loading