SERDES

I'm trying to implement a SERDES interface within a Cyclone device. I've
set it up using a PLL, DDIO, a couple of shift registers, and some output
DFF's. I'm seeing some timing issues. How do you compensate for shift
(between the data clock and the serial data) that is caused due to the time
the PLL takes to lock to the incoming clock?

My PLL is generating 2 clocks: the fast clock to deserialize the data
(drives the DDIO and shift registers) and the slower data clock (which drive
the output DFF's). In my case I have a 66MHz data clock and a 264MHz
deserializer clock.

Thank you.


.

Relevant Pages

  • Re: Timing analysis of related clocks
    ... One design block "core_xy" is clocked with a clock coming from a FPGA ... That PLL shifts the incoming clock. ... Do FPGA timing analysis tools imply the PLL phase shift in their ...
    (comp.arch.fpga)
  • Re: Difference between Hardware and Software pll
    ... by sub-devices i mean with different clock requirements. ... configurable pll, that means you can actually classify the clock for ... normally make sense to implement a PLL with software. ... asking about two different hardware implementations. ...
    (comp.arch.embedded)
  • Re: PLL in Actel Igloo part
    ... PLL of the Igloo part to filter out this unnwanted state of the clock. ... Igloo PLL looses lock. ...
    (comp.arch.fpga)
  • Re: SERDES
    ... Sometimes a good nights rest can give you a fresh start. ... > Rob wrote: ... >> the PLL takes to lock to the incoming clock? ...
    (comp.arch.fpga)
  • Re: Virtex5 not for SONET or SDH
    ... has 1 PLL used for transmit and receive on both bidirectional ports. ... data is on the local clock rather than the network clock (recovered ... I have used Virtex5, for SDH/Sonet application successfully for OC3/ ...
    (comp.arch.fpga)
Loading