Re: how to reduce vga memory????????



On Fri, 19 Aug 2005 10:58:28 +1000, Mark McDougall <markm@xxxxxxxxx>
wrote:

>+<fahadislam2002 wrote:
>+<
>+<> Hi... first thanks for responding........ 1- From time slicing u
>+<> mean slicing between rows and colums or between a fixed no of pixels
>+<> ? 2- I m using HM62256ALP-8 ... and its speed is 80ns :( ...
>+<
>+<For 640x480, scanline time is 31.77us. At 4 bits/pixel, you need to
>+<fetch 320 bytes in that time, which gives you ~100ns per byte. You'd
>+<also need to pre-fetch a scanline on-chip since the actual dot clock is
>+<around 25.175MHz (2 pixels = 79ns).
>+<
>+<But then your SRAM bandwidth utilisation is approaching 100%, which
>+<leaves no time for the CPU to update the video memory. I suppose it
>+<would be possible to output interleaved VGA, and use every other
>+<scanline to allow the CPU to update video RAM, but that has other design
>+<implications.
>+<
>+<Not ideal... :(
>+<
>+<Regards,
>+<Mark
********

You can set the sram up in two banks of 8 bit width each. So that when
the video controller reads the sram it reads two bytes at a time, even
and odd address. The CPU can write to the ram in either 8 or 16 bit
mode. Then use IDMA. When the uP clock is low then the video circuit
accesses ram. When the uC clock is high then the uC acesses the ram.
This works well with processor speeds up to about 25 MHz. When using
dram you need to consider the dram cycle time, not access time, needs
to be half the CPU cycle time max.

An old technique used in 8 bit computers from the 80's.

80nS cycle time ram will put a maximum of 12.5 Mhz CPU speed. In
reality it would be better to run the CPU at 12 MHz for better margin.
This adds more complex circuits in addressing the ram. One needs to
multiplex the video and cpu addresses as well as data buss. Nothing
really to difficult that can't be done in a FPGA though.

james
.



Relevant Pages

  • Re: Monitor doesnt get signal from vid card,
    ... btw, you don't need video card installed, just cpu, ram in bank0, and floppy ... remove it from the enclosure, flip it over and carefully inspect ...
    (microsoft.public.windowsxp.hardware)
  • Re: New M2A-VM HDMI, Cant get it to start
    ... As I had the screen paused to read off the BIOS version, ... owners manual says for RAM sockets (one stick in A1, ... Now the lights come on, the drives start spinning, but no video comes ... CPU, heatsink/fan, motherboard, no RAM, no video, no disk, computer ...
    (alt.comp.periphs.mainboard.asus)
  • Re: How does the ZIP chip work?
    ... >> the CPU design? ... they're limited to 1 MHz due to the Apple II design. ... I mean that timing remains unchanged for video and RAM which they ...
    (comp.sys.apple2)
  • Re: WoW cpu or gpu limited or both?
    ... which is using the onboard dx9 video. ... Is your system RAM shared with video RAM? ... could free up some CPU cycles by going with a dedicated sound card as well. ... the CPU to handle all the network traffic processing as well. ...
    (alt.games.warcraft)
  • Re: How to share Video-RAM between VGA Controller and CPU ?
    ... |I have only one SRAM IC and one FPGA. ... but the same IC has to keep also CPU ... |is 50 MHz. VGA Controller reads video buffer on 25 MHz. ...
    (comp.lang.vhdl)