Re: GX240 / GX 260 questions

OK, I'm getting confused. Dell's doc on the GX260 says 400 or 533. The
GX240 uses SDRAM and I am guessing you mean it is limited to 400.

Regardless, CPUs are EXPENSIVE. I'll likely leave it alone unless someone
has a suggestion for a cheap source. All the ones that I can find cost more
than I paid for the systems.

Tom


<ben_myers_spam_me_not @ charter.net (Ben Myers)> wrote in message
news:43145cde.3376359@xxxxxxxxxxxxxxxxxxx
> Depending on the variant of 845 chip and the overall motherboard design,
> some
> 845 chipset boards can handle CPUs running at 800MHz FSB. Others top out
> at
> 533. Those with 168-pin DIMMs, not SDRAM, can handle only CPUs at 400MHz
> FSB.
>
> ... Ben Myers


.

Relevant Pages

  • Re: 64bit CPU -or- dual cpu m/b ?
    ... > with one of the new 64bit CPUs? ... Cost is a factor, but curious which type ... The new Athlon 64s will ... untable 64 bit kernels as the AMD chips will run the 32 bit code just as ...
    (alt.os.linux)
  • Re: [-mm patch] x86_64 GTOD: offer scalable vgettimeofday II
    ... The update resolution ... note that this cost was measured on UP and on older hardware, ... cost of having a global 1000 Hz update gets linearly cheaper with the ... increase of CPUs on SMP: because only one such update has to be running. ...
    (Linux-Kernel)
  • Looking for tunable hardware parameters in 2.4.22
    ... This could well be a motherboard problem, ... person has given up and all BIOS development has long since ... CPUs are identical, and rated at 933 MHz on a 133 MHz FSB ...
    (Linux-Kernel)
  • Re: Swaping CPUs Celeron/P4
    ... If memory serves, in the 533 MHz FSB Northwood CPUs, the 3.06 GHz chip was ... PC's chipset supporting hyperthreading; ... Does eMachines make BIOS updates available for download? ...
    (microsoft.public.windowsxp.hardware)
  • Re: [patch, 2.6.10-rc2] sched: fix ->nr_uninterruptible handling bugs
    ... Atomic ops are still a tad slower than normal ops ... > An atomic op is pretty much as expensive as a spinlock/unlock pair on ... cacheline bounce cost is prohibitive and controls over any micro-cost. ... In practice this means it's 10 cycles more expensive on P3-style CPUs. ...
    (Linux-Kernel)